Abstract. The mechanism of current transport in several high k  -dielectric, including rare earth metal oxides (Gd 2 O 3 , Nd 2 O 3 ), ternary compounds (LaLuO 3 ) and rare earth metal silicate (LaSiO x ) thin films on silicon was studied using current-voltage ( V I  ) and conductance-frequency (   G  ) measurements at temperatures 100-300 K. It was shown that the current through the dielectric layer is controlled either by Pool-Frenkel mechanism of trap-assisted tunneling or by Mott's variable range hopping conductance through the localized states near the Fermi level. From the results of measurements, the dynamic dielectric constant k of the material, energy positions and bulk concentrations of traps inside the dielectric layers were determined.
Introduction
Further downscaling in micro-and nanoelectronics motivates the search of a replacement gate dielectric instead of conventional thermally grown silicon dioxide. Reduction of SiO 2 thickness below 1.5 nm is associated with several critical drawbacks, the most important of which is increased leakage current through the gate oxide due to direct tunneling effects. In order to reduce gate leakage while maintaining the gate capacitance, dielectrics with higher dielectric constant than SiO 2 , the so-called high k  dielectrics, are being intensively investigated now. The new materials must provide the same or better control of semiconductor surface properties than that for ultrathin SiO 2 layers, with a much lower level of leakage currents, due to suppression of direct tunneling.
Among high-k dielectrics, epitaxial transition metal and rare earth metal oxides have been considered as perspective materials to replace silicon dioxide for future CMOS technology because of their wide band gap and large offsets between conductance and valence bands of the dielectric and silicon. The complete and broad reviews of future high k  dielectrics for substitution of silicon dioxide can be found in [1] [2] [3] [4] . An ideal high k  gate dielectric must provide a low interface state density, high band offsets at the interface with the semiconductor and low leakage currents. The tunneling components of the leakage current, such as direct tunneling and FowlerNordheim tunneling currents, can be substantially suppressed while using the thicker films. But there may be also observed other types of leakage current in the dielectric films, such as, trap-assisted currents in the case when the dielectric contains deep traps in the bulk, or the currents through grain boundaries in the case of polycrystalline film. The crystallization temperature of the silicon oxide exceeds 1000°C, so that the dielectric film remains amorphous after the high-temperature technological steps of the integrated circuit fabrication cycle. This is not the case for many high k  dielectrics with the crystallization temperature of about 400°C. Crystallization of the amorphous film deteriorates its dielectric quality due to an increased leakage current through the grain boundaries.
This problem can be solved, at least partially, by the use of epitaxially grown single-crystalline thin layers of rare earth oxide dielectric instead of the amorphous films [5] . But even with the perfect crystalline quality of the dielectric layer and abrupt oxide/silicon interface, the achievement of low leakage currents in high k  -silicon systems is a problem, because the rare-earth oxides, as most types of the high k  dielectrics, are ionic compounds with relatively weak chemical bonds between ions, and are known to contain a high concentration of oxygen vacancies [1] . These intrinsic defects produce the local energy levels in the band gap, being a reason of relatively high leakage currents. Another possible mechanism of the leakage currents through the high k  dielectric layer is phonon-assisted tunneling, since in higher dielectric constant metal oxides the density of soft optical phonons is high because of ionic bonds [2] .
This 
Experimental
The single-crystalline Gd and Nd oxide films were grown in an integrated multichamber ultrahigh vacuum system using solid source molecular beam epitaxy (MBE), which allows better control of semiconductor/dielectric interface properties and can avoid a low dielectric constant interfacial layer. The details of deposition of metal oxide dielectric films can be found elsewhere [6] . Prior to Pt metal dot deposition, the structures were annealed in forming gas for 10 min at 450 or 500°C to decrease the charge instability in the dielectrics. Three structures were studied: Pt-Gd 2 O 3 -pSi(111) annealed at 500°C (hereafter denoted as #1), Pt-Gd 2 O 3 -pSi(100) annealed at 450°C (#2), and PtNd 2 O 3 -pSi(111) annealed at 450°C (#4). The thicknesses of the oxide layers were equal to 6.7 nm (#1), 7.5 nm (#2) and 10 nm (#4), the dielectric constant k of deposited oxide films was within the range from 11.2 to 11.9.
The dielectric layers in the Pt-LaLuO 3 -pSi(100) MOS structures were deposited by molecular beam deposition (MBD). Evaporation of La and Lu in O 2 was performed at a substrate temperature of 450°C. Two structures were studied with the nominal physical thicknesses of the dielectric layer (LaLuO 3 ) of t ox = 6.5 and 20 nm. The samples were exposed to forming gas annealing at 400°C for 10 min (10% H 2 ). Pt gates were prepared by e-gun evaporation through a shadow mask.
The dielectric layers of the NiSi-LaSiO x -pSi(100) MOS structures were deposited onto n-and p-type silicon substrates by electron beam evaporation from La 2 O 3 pellets [7] . The structures were studied with the nominal physical thicknesses of the dielectric layer (LaSiO x ) of t ox = 10 and 7.5 nm. Circular NiSi electrodes have been fabricated by full silicidation and reactive ion etching [8] . The samples received no post-metallization annealing treatment. Fig. 1 shows the dependences of a.c. conductivity at different temperatures for Pt-Gd 2 O 3 -pSi(111) structure annealed at 500°C (#1). The presented curves were measured at small forward bias ( V 1 . 0  at the metal electrode). At low frequencies the conductivity is frequency independent and at high frequencies the conductivity obeys the power law relationship, so that the equation for the frequency dependence of the conductivity can be written as σ(ω) = σ 0 + Aω s , where σ 0 represents lowfrequency, or d.c. conductivity. Such behavior of the a.c. transport is observed in a broad range of materials, including amorphous semiconductors, ionic conductors and heavily doped compensated semiconductors, and is commonly treated either as a dielectric relaxation in solids [9, 10] or as a variable-range hopping (VRH) conductance through the random network of hopping sites [11] . The critical exponent s in most cases is slightly less than or close to unity. The temperature dependence of conductivity at the low-frequency (d.c.) is much more pronounced than at high-frequency, which is also a mark of the hopping process and can be theoretically explained in frames of free-energy barrier model for disordered solids [12] .
Rare-earth oxides are known to be good ionic conductors [13] . Ionic conductance takes place via the oxygen vacancies, and although it is usually observed at high temperatures, we can not rule out this mechanism of carrier transport. Theoretical consideration of ionic transport in solids with account of the effect of relaxation of ionic surrounding [14] gives the following equation for a.c. conductivity:
], so that at frequencies exceeding some ω c the conductance is proportional to the square of the frequency. Our results show that the critical exponent s in the power law approximation of the frequency dependence of conductivity at high frequencies is higher than unity (see Fig. 1 ), which can not be explained in the frames of dielectric relaxation or hopping conductance theories. One of possible explanations is that the ionic conduction contributes into the observed a.c. conductance at high frequencies. It should also be mentioned, that the presence of grain boundaries in polycrystalline material can enhance the ionic conductance by several orders of magnitude [15] which is confirmed by the theoretical calculations predicting that oxygen vacancies tend to precipitate at grain boundaries [16] . Taking into account the above arguments, we consider the a.c. conductance in the studied systems to be mainly related with the processes within oxide bulk and not at the interface. Fig. 2 shows the dependences of a.c. conductivity on frequency for all the samples. The most remarkable feature is that the structure Pt-Gd 2 O 3 -pSi(111) annealed at 500°C shows the lowest a.c. current at low frequencies. These measurements were supplemented with the measurements of the temperature dependences of d.c. forward current carried out at the same small forward bias V 1 . 0  . Fig. 3 shows the temperature dependences of d.c. current plotted in Mott's coordinates log(σT 1/2 ) vs. 
T
law that corresponds to the VRH conductance via the localized states at the Fermi level.
The Mott model predicts the following dependence of the conductivity for the variable-range hopping process [11] : where σ 0 is a temperature independent factor,
, B 0 -factor ranging from 1.66 to 2.5, 
The hopping conductivity through the states at the Fermi level can be additionally described by the following expression [17] :
where R is the hopping distance, ν ph is the phonon frequency, W is the activation energy of the hopping, and q is the electron charge. In Mott's model, the hopping activation energy is given by the equation [11] :
where the hopping distance
Assuming the localization radius of the electron wavefunction cm 10 7 1     and B 0 = 2 [18] , from the slope B of the characteristics log(σT 1/2 ) vs. Fig. 3 and using Eq. (2) we determine the density of states at the Fermi level N(E F ). The values of bulk density of states N(E F ) and of hopping activation energy W for three measured samples are presented in Table. The physical origin of the states being the hopping sites inside the dielectric layer is still discussed, but most often the deep levels in the high k  materials are associated with oxygen vacancies and interstitials randomly distributed in the dielectric film [1, 13, 19] . The role of oxygen related defects as carrier traps in high k  dielectrics HfO 2 and ZrO 2 is discussed in [20] [21] [22] . Theoretical calculations of energy positions of trap levels associated with various charge states of oxygen vacancies for different high k  dielectrics are presented in [23, 24] .
Finally, we have plotted the low-frequency a.c. conductance σ 0 (T) in Arrhenius coordinates to check the activation energy. Fig. 4 shows the respective dependences for all the samples. As we have already mentioned, the measurements were carried out at the small forward bias V g = V 1 . 0  . At such low biases, the probability of Fowler-Nordheim tunneling through the triangular barrier or of thermally assisted tunneling of Pool-Frenkel type is negligible. So, the derived values are not related to the valence band offset at the interface. We may suggest that the apparent activation energy is related either to activation of holes from semiconductor to the trap levels in the oxide band gap or to phononinduced excitation of carriers during VRH process inside the dielectric. The values of activation energies E a derived from the temperature dependences of lowfrequency a.c. currents are presented in Table. The lowest value of the activation energy E a was found for the Gd 2 O 3 film grown on the Si(100) substrate (sample #2). This sample also shows the lowest density of interface states [25] . Taking into account that the applied forward bias during the measurement of temperature dependences is low (V g = V 1 . 0  ) and assuming that the current is due to the transport of holes, the energy levels corresponding to the bulk defect centers in the dielectric should be situated near the Fermi level, which is common for dielectric and silicon. At room temperature for p-type silicon doped with impurity concentration 3 16 cm 10 5   , the Fermi level is situated at 0.13 eV above the Si valence band [26] . The valence band offset at the Gd 2 O 3 /Si interface lies in the range from 2.3 to 2.78 eV [3, 27, 28] in dependence on methods of measurement and at Nd 2 O 3 /Si interface is equal to 2.7 eV [29] . Thus, in Gd 2 O 3 location of the deep levels takes place at 2.5 to 3.0 eV above the valence band edge, and in Nd 2 O 3 the deep levels are situated at 2.9 eV above the valence band edge. Therefore, we can suggest that the current occurs via the transport of holes, which enter the interface levels and then tunnel to the trap levels in the dielectric, with the following VRH conductance process through the random network of localized states in the band gap.
It can be seen from Table that there exists a quite satisfactory correlation of activation energies calculated from a.c. conductance and d.c. current-temperature dependences for samples #1 and #2. Sample #4 with Nd 2 O 3 oxide dielectric shows much lower hopping activation energy as compared to the activation energy obtained from the temperature dependence of lowfrequency a.c. conductivity. This sample is also characterized by much higher concentrations of interface states in the silicon band gap. The reason for this behavior may be the fact that the high concentration of bulk interface states is involved into a recharging process when the sample is tested in a.c. mode. Their contribution to the total a.c. conductance has the activation energy that may differ from that in d.c. measurements.
Transport mechanisms in ternary dielectric compound LaLuO 3
LaLuO 3 is an attractive candidate as a gate dielectric material because of its low hygroscopicity, high thermal stability, high optical bandgap (~5.6 eV) and high kvalue close to 30 [30] . V I  characteristics measured on the Pt/LaLuO 3 /p-Si(100) MOS structures have revealed an apparent dependence of the leakage currents on temperature for all the range of reverse and low (|V g |<1 V) forward biases indicating the thermallyactivated charge transport mechanism. For the forward voltage absolute value of about 1 V the temperature dependence of the current vanishes and at higher forward biases it becomes metallic, so that the current decreases with increasing the temperature. Because the behavior of the temperature dependence of V I  characteristics appeared to be different at forward and reverse biases, we analyzed them separately.
Figs 5a and 5b shows the current-voltage dependences for the samples with thicknesses of the dielectric layers 20 and 6.5 nm, respectively, plotted in Poole-Frenkel coordinates (ln(J/V) vs. V 1/2 ). The sections where the plots can be approximated by a straight line indicate that the forward-bias current is governed by Poole-Frenkel mechanism for trap-assisted thermally activated transport through the potential barriers lowered by the electric field. This is also confirmed by the current-temperature dependence plotted in Arrhenius coordinates (Fig. 5b, inset) .
The voltage and temperature dependences of the current density for the Poole-Frenkel emission mechanism is described by the equation [26] :
where b  is the barrier height, q -elementary charge,
From the slope S of the ln(J/V) vs. V 1/2 dependence, one can determine the dielectric permittivity k as follows: 
T
law for variable-range hopping conduction. It can be seen that the dependences are better fitted by Mott's law for the sample with t ox = 20 nm than for that with t ox = 6.5 nm. It could be explained by higher contribution of bulk conductance as compared to the more dominant interface-related conductance mechanism for the thinner oxide sample. From the slope of the Mott plots and using Eq. (2) It should be noted that Pool-Frenkel emission as a dominant mechanism of charge transport in high dielectric constant thin films was reported in several papers [31] [32] [33] [34] 
Transport mechanisms in rare-earth silicate LaSiO x
Lanthanum silicate LaSiO x has a lower value of k than La 2 O 3 oxide, but it offers higher crystallization temperature and lower hygroscopicity. Additionally, the rare-earth metal silicate interface layer can be used as a transition layer between high k  dielectric and semiconductor instead of SiO x , thus increasing the total dielectric constant of a gate stack [35] . So, studies of charge carrier transport mechanism in LaSiO x /Si structures attract considerable interest. Fig. 7a , b shows the I-V characteristics for 10-nm thick lanthanum silicate layer on n-and p-Si substrates measured within the temperature range 140 up to 300 K. It can be seen that the forward current densities are rather high. One should notice a different kind of temperature dependence of the forward current for nand p-Si substrate. The reverse current densities differ by several orders of magnitude for n-and p-type substrates, which can be due to different offsets between conduction and valence bands at the semiconductor/insulator interface. The apparent temperature dependence of the leakage currents is observed for low (|V g |<1 V) forward biases indicating the thermally-activated charge transport mechanism. Fig. 8 shows the forward branches of V I  dependences for the p-type sample with 7.5-nm LaSiO x plotted in Poole-Frenkel coordinates (ln(J/V) vs. V 1/2 ). The sections where linear approximation is valid indicate that the forward-bias current is determined by the Poole-Frenkel mechanism for trap-assisted thermally activated transport. This is also confirmed by the Arrhenius plots of the current-temperature dependences (Fig. 9) . At a forward bias, the current inside dielectric is mainly caused by transport of majority carriers, in our case, of holes injected from the semiconductor. The depth of hole traps in respect to the valence band edge was calculated from the slopes of ln(J/V) vs. 1/k B T plots and equals to  b = 0.47 eV. The dynamic dielectric permittivity kwas evaluated from the slopes of ln(J/V) vs. V 1/2 plots (Fig. 8) using Eq. (6) and gave the values ranging from 16.3 to 16.8. 
Conclusions
The mechanism of charge carrier transport through the rare-earth metal oxide films Gd 2 O 3 and Nd 2 O 3 at a low forward bias was found to be the Mott variable-range hopping conductance through localized states near the Fermi level. This mechanism also determines a.c. conduction at frequencies above 100 kHz. From the measurements of temperature dependences of forward currents, the bulk concentrations of the deep levels in the high k  oxides were determined. These levels are most probably related to the oxygen vacancies, the large concentration of which is inherent to ionic metal oxides. The conduction via these defect levels in the band gap of dielectric may be at the origin of the high leakage currents observed in many high k  materials. The charge carrier transport and bulk density of states was studied in MBD grown LaLuO 3 oxide which is considered as a perspective high k  dielectrics for micro-and nanoelectronics applications. It was shown that the forward current through the dielectric is controlled by the Poole-Frenkel mechanism of trap assisted thermally activated transport. The mechanism of the reverse current was found to be the variable-range hopping conductance through localized states at the Fermi level. The charge carrier transport through the LaSiO x dielectric film was found to occur via PooleFrenkel mechanism.
